



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/679,854	10/05/2000	Kathleen A. Duncan	9785980-0079	9183
25700	7590 10/20/2004		EXAM	INER
	z FARJAMI LLP AMEDA AVENUE, SUIT	· YE, LIN		
	EJO, CA 92691	ART UNIT	PAPER NUMBER	
			2615	
			DATE MAILED: 10/20/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	09/679,854	DUNCAN ET AL.
Office Action Summary	Examiner	Art Unit
	Lin Ye	2615
The MAILING DATE of this communication Period for Reply	appears on the cover st	neet with the correspondence address
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFF after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the mearned patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, however reply within the statutory minimu iod will apply and will expire SIX atute, cause the application to be	may a reply be timely filed m of thirty (30) days will be considered timely. (6) MONTHS from the mailing date of this communication. come ABANDONED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on 2	4 June 2004.	
	his action is non-final.	
3) Since this application is in condition for allo	wance except for forma	Il matters, prosecution as to the merits is
closed in accordance with the practice unde	er <i>Ex parte Quayle</i> , 193	5 C.D. 11, 453 O.G. 213.
Disposition of Claims		
4)⊠ Claim(s) <u>1-6 and 8-46</u> is/are pending in the	application	
4a) Of the above claim(s) is/are without the		an .
5) Claim(s) 33-40 is/are allowed.	arawii iioiii consideratio	911.
6)⊠ Claim(s) <u>1-32 and 41-46</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction an	d/or election requireme	nt.
	•	
Application Papers		
9)☐ The specification is objected to by the Exam		
10)⊠ The drawing(s) filed on <u>02 July 2002</u> is/are:		
Applicant may not request that any objection to	<u> </u>	• • • • • • • • • • • • • • • • • • • •
Replacement drawing sheet(s) including the cor	•	
11) The oath or declaration is objected to by the	Examiner. Note the at	ached Office Action or form PTO-152.
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for fore	ign priority under 35 U.	S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:		
1. Certified copies of the priority docum	ents have been receive	d.
2. Certified copies of the priority docume	ents have been receive	d in Application No
3. Copies of the certified copies of the p	riority documents have	been received in this National Stage
application from the International Bur	eau (PCT Rule 17.2(a))).
* See the attached detailed Office action for a	list of the certified copie	s not received.
Attachment(s)		
1) Notice of References Cited (PTO-892)		rview Summary (PTO-413)
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		er No(s)/Mail Date ice of Informal Patent Application (PTO-152)
 Information Disclosure Statement(s) (PTO-1449 or PTO/SB/ Paper No(s)/Mail Date 	· =	er:
.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office	e Action Summary	Part of Paper No./Mail Date 09142004

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 6/24/04 have been fully considered but they are not persuasive as to claims 1-6, 8-32 and 41-46.

For claims 1, 13-15, 21-22, 26, 41, 44 and 46, the applicant argues that the Duncan reference (U.S. 6,597,394) does not teach, disclose, or suggest a programmable arithmetic processor that comprises a first set of local buffers and a second set of local buffers, each buffer in the first set of local buffers alternately used for fetching input image data and each buffer in the second set of local buffers alternately used for storing output image data. The examiner disagrees. The Duncan reference ('394) clearly discloses in Figure 6A, a programmable arithmetic processor (the programmable arithmetic block 450, Col. 14, lines 65-67, and Col. 15, lines 1-14) comprising a first set of local buffers (latches 640-643) and a second set of local buffers (latches 646-647); each buffer in the first set of local buffers alternately used for fetching input image data (e.g., the first set of local buffers 640-643 fetch the input image data from shift register 610) and each buffer in the second set of local buffers alternately used for storing output image data (e.g., the second set of local buffers 646-647 store the output image data from the first set of local buffers 640-643).

Claim Rejections - 35 USC § 102

- 2. The following is a quotation of the appropriate paragraphs of 35 U.S. C. 102 that form the basis for the rejections under this section made in this Office action:
 - (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-2, 4-6, 8-32 and 41-46 are rejected under 35 U.S.C. 102(e) as being anticipated by Duncan et al. U.S. Patent 6,597,394.

Referring to claim 1, the Duncan reference discloses in Figures 1-6, an image transform processor for processing image data, comprising: a programmable arithmetic processor (Arithmetic 450 as shown in Figure 4) capable of receipt of the image data from a data source (analog Signal processor 211 and A/D converter 212) over a data path and processing the digital image data, a programmable arithmetic processor (the programmable arithmetic block 450, Col. 14, lines 65-67, and Col. 15, lines 1-14) comprising a first set of local buffers (latches 640-643) and a second set of local buffers (latches 646-647); each buffer in the first set of local buffers alternately used for fetching input image data (e.g., the first set of local buffers 640-643 fetch the input image data from shift register 610) and each buffer in the second set of local buffers alternately used for storing output image data (e.g., the second set of local buffers 646-647 store the output image data from the fist set of local buffers 640-643); and a programmable input addresser (input addresser 430 included in programmable addressing block 410) that controls transfer of the image data from the data source (211) to the programmable arithmetic processor by providing a source address onto a source address path, the source address identifying the data source (See Col. 6, lines 15-31).

Referring to claim 2, the Duncan reference discloses wherein the programmable input addresser (430) further controlling transfer of the image data to the programmable arithmetic processor by providing a storage address to the programmable arithmetic processor (450), the storage address identifying a location within the programmable arithmetic processor for storage of the digital image data as shown in Figure 4 (See Col. 8, lines 63-67 and Col. 9, lines 5-23).

Referring to claim 4, the Duncan reference discloses wherein the data source being a memory (DRAM), the source address being a memory address identifying a location of the image data within the memory (See Col. 5, lines 61-67 and Col. 6, lines 1-9).

Referring to claim 5, the Duncan reference discloses wherein the data source being a memory (DRAM), the source address path being a read address bus coupled between the programmable addresser (430) and the memory, the source address being a memory address identifying a location of the digital image data within the memory (See Col. 7, lines 12-25).

Referring to claim 6, the Duncan reference discloses wherein the storage location within the programmable arithmetic processor being a local buffer as shown in Figure 6A and 6C (shifting register 610, see Col. 15, lines 15-30).

Referring to claim 8, the Duncan reference discloses wherein a programmable output addresser controlling transfer of the image data from the programmable arithmetic processor to a memory by providing a write address onto a write path, the write address identifying a write address in the memory for storage of the digital image data (See Col. 14, lines 24-39).

Application/Control Number: 09/679,854

Art Unit: 2615

Referring to claim 9, the Duncan reference discloses wherein the write path is a write address bus (address bus in Figure 5A) electrically connected to the programmable output addresser and the memory (DRAM) (See Col. 13, lines 47-52).

Referring to claim 10, the Duncan reference discloses wherein he programmable output addresser further controlling transfer of the image data by providing a retrieval address to the programmable arithmetic processor, the retrieval address identifying a location within the programmable arithmetic processor for retrieval of the image data (See Col. 14, lines 56-64).

Referring to claim 11, the Duncan reference discloses wherein the retrieval location within the programmable arithmetic processor is a buffer (accumulator 680, See Col. 15, lines 59-62)

Referring to claim 12, the Duncan reference discloses wherein the retrieval location within the programmable arithmetic processor is at least one buffer (680) of a plurality of buffers (accumulators 680, 682, 684, see Col. 15, lines 59-67).

Referring to claim 13, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claims 1, 4 and 6.

Referring to claim 14, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claims 1, 4, 6, 8 and 10.

Referring to claim 2, the Duncan reference discloses wherein

Referring to claim 15, the Duncan reference discloses in Figure 6A, wherein image transform processor having a plurality of buffers, a method comprising: providing a first portion of an input image in a first buffer of a plurality of buffers (latches 640-643); performing a first processing operation (by adder 644 and 645) on the first portion of the

input image to define a first processed image data portion; storing the first processed image data portion in a second buffer of the plurality of buffers (latches 646 and 647): providing a second portion of the input image (Second image data input from input addresser holding latch to arithmetic block 450 repeatedly) in the first buffer (latches 640-643); and performing a second processing operation (by adder 648) on the first processed image data portion to define a second processed image data portion (See Col. 15, lines 46-63); the first buffer located in a first set of local buffers (latches 640-643) within a programmable arithmetic processor (450), and the second buffer located in a second set of local buffers (latches 646-647) within the programmable arithmetic processor (450) (See Col. 15, lines 30-62).

Referring to claim 16, the Duncan reference discloses wherein storing the second processed image data portion in a third buffer (output latch 650) of the plurality of buffers (See Col. 15, lines 46-63).

Referring to claim 17, the Duncan reference discloses wherein performing the first processing operation (by adder 644 and 645) on the second portion of the input image to define a third processed image data portion as shown in Figure 6A (See Col. 15, lines 46-63).

Referring to claim 18, the Duncan reference discloses wherein storing the third processed image data portion in the second buffer (latches 646 and 647).

Referring to claim 19, the Duncan reference discloses wherein providing the second processed image data portion onto a data path as output image data (output latch 650 outputs data to output addresser holding latch as shown in Figure 6A)

Referring to claim 20, the Duncan reference discloses wherein the second portion of the input image being provided in the first buffer (latches 640-643) concurrently with the second

processing operation (by adder 648) being performed on the first processed image data portion (Microsequencer sequentially controls the data output from shifter Registrar 610 repeatedly).

Referring to claim 21, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 15, and providing, concurrently (the shift registers can be programmed and controls the image data processing by each steps through from the latches, see Col. 52-62) with the second processing operation being perform on the first processed image data portion, a second portion of the input image in the first buffer.

Referring to claim 22, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 15, and providing a second portion of the input image in a third buffer (latch 647) of the plurality of buffers; performing a second processing operation on the first processed image data portion to define second processed image data portion; and storing the second processed image data in a fourth one of the buffers (latch 650).

Referring to claim 23, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 17

Referring to claim 24, the Duncan reference discloses wherein storing the third processed image data portion in a fifth buffer (accumulator 680) of the plurality of buffers.

Referring to claim 25, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 21, and wherein the second portion of the input image is provided in the third buffer concurrently with the second processing operation being

performed on the first processed image data portion (Microsequencer sequentially controls the data output from shifter Registrar 610 repeatedly).

Referring to claim 26, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 15.

Referring to claim 27, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 16.

Referring to claim 28, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 17.

Referring to claim 29, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 18.

Referring to claim 30, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 19.

Referring to claim 31, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 21.

Referring to claim 32, the Duncan reference discloses wherein the processor is a single instruction multiple data (SIMD) processor (Microsequencer 602, See Col. 17, lines 1-5).

Referring to claim 41, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 22.

Referring to claim 42, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 23.

Referring to claim 43, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 24.

Referring to claim 44, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 1.

Referring to claim 45, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 8.

Referring to claim 46, the Duncan reference discloses all subject matter as discussed with respected to same comment as with claim 13.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 3 is rejected under 35 U.S. C. 103(a) as being unpatentable over Duncan et al. U.S. Patent 6,597,394 in view of Hata et al. U.S Patent 6,100,928.

Referring to claim 3, the Duncan reference discloses all subject matter as discussed in respected claim 1, except the reference does not explicitly show wherein the data source being a frame capture processor, the source address identifying the frame capture processor. The Hata reference discloses in Figures 1 and 5, an image transform processor (Discrete Cosine Transforms 108) receipt of the image data from a frame capture processor (Image

Pre-Processor 107) (See Col. 9, lines 40-52). The Hata reference is an evidence that one of ordinary skill in the art at the time to see more advantages for digital signal processing section including a Image pre-Processor to perform color correction, white balance and gamma functions before input data to the image transform processor so that a high quality image can be recoding to recoding media. For that reason, it would have been obvious to see image transform processor receipts the data source being a frame capture processor, the source address identifying the frame capture processor disclosed by Duncan.

Allowable Subject Matter

6. Claims 33-40 allowed.

Conclusion

7. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Lin Ye** whose telephone number is (703) 305-3250. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Andrew Christensen can be reached on (703) 308-9644.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, DC. 20231

Or faxed to:

(703) 872-9306

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal drive, Arlington, VA., Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

ANDREW CHRISTENSEN

PERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2600

Lin Ye September 20, 2004